# **PULKIT AGRAWAL**

+1-858-943-8811 | p3agrawal@ucsd.edu in/pulkitag22 | O/pulkitag22 | O/pulkitag22.github.io

## OBJECTIVE

Seeking an internship position to explore career options in Computer Architecture, RTL Design and VLSI domain.

## EDUCATION

University of California, San Diego, CA Class of 2023 MS in Electrical & Computer Engineering (Major: Computer Engineering) Sept 2021 – Present Coursework: Low-power VLSI Implementation for Machine Learning, Principles in Computer Architecture.

## Birla Institute of Technology and Sciences (BITS) Pilani, Goa Campus, India

BE (Hons.) in Electronics & Instrumentation Engineering

Coursework: Computer Architecture, Digital Design, Microprocessors and Interfacing, Operating Systems, Real-Time Systems, Network Embedded Applications, C Programming.

## **EXPERIENCE**

## Research Assistant (Remote) - Prof. Akash Kumar | 🗘

CFAED, Technische Universität Dresden, Germany 🗹

- Worked on Logic Synthesis and Boolean Network classification. Used ABC Logic Synthesis tool 🗹 and MockTurtle (logic network representation and manipulation library)
- · Created libraries for evaluating self-duality of a boolean function and added functional support to return the Self-dual equivalent class for n-input boolean functions.

## **Firmware Engineer**

Amplify Mobility Pvt. Ltd. 🗹

- Developed C/C++ based firmware to implement application protocol, Open Charge Point Protocol (OCPP) for 4 different AC & DC Electric Vehicle Charging Stations product lines.
- The code base developed is catering to 1000+ EV Charging station across the country India.

#### **ASIC Design Intern** Nvidia Hardware 🗹

July 2018 - Dec 2018

- Worked with the **SOC Clocks Team** worked on generating Register-transfer-level (RTL) for Tegra SOC C 'Orin' using a novel automated framework.
- Used Synopsys SpyGlass to generate lint reports to categorize about 35,000 errors. Wrote Python/Perl based scripts to automate the rectification process.

## **TECHNICAL SKILLS**

Languages: Python, PyTorch, C/C++, Embedded C, Verilog, MASM (Assembly Language) Developer Tools: Git, PyCharm, Arduino IDE, CubeMX (STM32) IDE, Keil µVision, Eclipse, ModelSim Altera, Cadence Virtuoso

## PROJECTS

2D-Systolic Array design to map Convolutional Neural Network (VGGNet) | Deep Learning, Verilog Oct 2021 – present

- Trained a modified version of VGG16 neural network model using PvTorch library with quantization aware training for CIFAR-10 dataset.
- Designed an 8x8 2D-Systolic Array in Verilog consisting of a 2D array of Multiply and ACcumulate (MAC), Special Function Unit, and FIFO modules to map all the layers of the trained model to the hardware.

## **RISC Processor Implementation** | Computer Architecture, Verilog

- Implemented 32-bit MIPS Architecture with a simple Arithmetic Logic Unit (ALU) and Control Unit in Verilog.
- Designed a Hazard Unit to take care of any potential hazards and wrote test benches to test the pipeline architecture.

# Approximate Adder Circuits | Cadence RTL Compiler, Verilog |

- Implemented various 16-bit single-level and multi-level approximation adder architectures in Verilog.
- The designs were synthesized using Cadence RTL Compiler and the comparision with 16-bit exact Ripple-Carry adder showed the approximate architectures were 46% faster and saving upto 30% in area, and 45% in power.

# Multiplications of 'N' complex numbers | Multi-threaded Programming, C | O

- Implemented a multi-threaded C program using **POSIX Threads** library, for multiplying 'N' complex numbers.
- Created pairs of 'N' complex numbers and performed concurrent multiplication using threads. Stored the result of each pair using dynamic memory allocation.
- Values from the multiplication of each pair were then used to create new pairs until the result was obtained.

lan 2018

Sept 2020 - July 2021

Oct 2020 – June 2021

CGPA: 8.39/10

Aug 2015 – May 2019

Hyderabad, India

Bangalore, India

Oct 2019 - Nov 2019

March 2018 – April 2018